Abstract-This paper will discuss about the proposed hard-ware logic type digital controller for on-board SMPS which has a very small time-delay in control loop. Some experimental has been done including estimation of the load current change experiment and the frequency characteristic of open loop transfer function. These result reveal the proposed circuit could be suppressed the time delay to sub microsecond order. To use the multi-phase system reduces the output ripple.
INTRODUCTION
Digital electronic products have been spreading quickly by the advancement of the integrations technologies. ICs, DSPs and FPGAs require a high performance and a high speed due to the trend. Along with the situations, the power consumption is increasing. To suppress the power consumption, the power supply voltage is getting lower toward to sub 2V. Figure I shows the relation between size of LSI and margin of V1J1J• The trend of future size of LSI and margin of V1J1J are going to become lower and more severe. Because of the severe voltage margin by the lower power supply voltages, special SMPS, point of load (POL) is disposed very near to the load. The requirements of the control circuit of POL are high accurate, high speed, adaptive and low cost. For the control purpose, pulse width modulation (PWM) control is a one of appropriate technique. Digital control or DPWM can accomplish robust and flexible power control with soft-tuned parameters and will become popular control technique. Although, there are some disadvantages in cost and speed, against analog control circuit. Proposed hardware-logic based digital PWM control circuit is effective to such requirements.
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In this paper, trend and problems of DPWM controller for POLs is introduced at first. At the next, the proposed DPWM control method's principles of operation and circuit configurations are described. At last, the effectiveness of the proposed technique is confirmed with some experiments and comparison between prior works and prototype proposed circuit is introduced.
I I. DpWM CONTROL METHOD FOR POL

A. Current State of DPWM Controller for POL
Before describing the proposed digital control system for POL, trend of digital controllers for POLs are summarized. The trend is categorized with some keywords, which are treated in these papers [2]-[2 1] that treat DPWM control, in Fig. 2 .
We have found that most of the paper treats the transient response performance, small size and power consumption. In contrast, the cost has not been discussed so much. But this point cannot be ignored because the cost is also important in the real electronic products.
!:� :::::::::::::::::::�::��o ���:��o ���:L� Therefore, designing good DPWM controller, is taking balance of all of the factors including the cost. .
In the next section, the problems about the restrict factor of high-speed response of DPWM control are described.
B.
The Circuit Configuration o{General DPWM Controller {or POL
The circuit configuration of general DPWM controlled POL is shown in Fig.3 (a) . This topology has two major time-delay problem. First, time-delay occurs at AID converter with the conversion-delay. And, the calculation time of digital controller is another problem. Both of the time-delay directly effects on the response speed of the control circuit and influences stability of the control. Total of the delay time will be described as the discrete delay factor e Lv in the control loop shown in Fig.3 (b) . In general, total of the delay time is 600nsec at least excepting the delay time of driver circuit. As mentioned above, all blocks are synchronized with the system c1ockj('LK' Memory 1 is used the look-up table method, and can store waveform values not only triangle or saw tooth but any waveforms. In this paper, the step down saw tooth wave form is employed. �et is the maximum output voltage of DAC. The output voltage Eo of POL is compared with the output voltage of Df A converter in the ATC block, successively. The comparator's output is read out to the latch signal to each O-ff at the timing that Eo was sensed. Also, the look-up table method is used for the duty ratio calculation with memory 2, 3 and 4. Especially, the duty ratio data which is pre-calculated with the value of Eo, are stored in memory 2.
The duty ratio data is read out from memory2 according to fClx. At the timing of Eo sensed, one of the duty ratio data is chosen and transferred to u(k) in D-ff4, where k is the number of switching term. Because of the small delay of this control technique, the sensed Eo data can reflect on-term of the same switching term. At the digital comparator, u(1c) is compared with up counter data, and converted to real-time analog PWM waveforms. On-term Ton(k) of DPWM signal of switching term k is decided by u(k). In parallel with the processing of ATC block, the u(k) is called with system clock and latched by ATC output as trigger. At the last of the switching term, u(k) is preset maximum value by PR signal generator for preparing next term.
The delay of the proposed control circuit is mostly dominated with the calling and the loading time of memory 2.
E. P1D control with Look-up Table u(k) which is stored in memories is pre-calculated by general PID digital control laws as where uref is a reference value of u(k) , e(k) is an digitalized error value between r which is digitalized reference voltage Vrej and, Ylk) is output data of up counter in switching term k as (2) Kl', Kj and KlJ are a proportional gain, an integral gain and an derivative gain, respectively, nlk) is integral factor, that is
At the timing of the latch signal is becoming high, y lk-l) is latched to Y2(k-1) as (6)
In (5), a -b in the term k is pre-calculated in the term k-J and the obtained value becomes the initial value of programmable counter of the term k. And, address' which indicates address of memory 2 is incremented with system clock and u(k) is called from memory 2, simultaneously.
From (5) and (9),
Therefore, u(k) is determined as soon as Eo is sensed. Table I shows the address and data of memory2 at Kp = 5, K/ = 0, urel=86, r= 40 in (10) . Figure 6 shows address and duty ratio at �----L-� Fig.8 The s y stem configuration of overvoltage protection logic circuit Figure 8 shows overvoltage protection circuit for proposed circuit. It is composed with selector, D-ff, sample pulse generator and reset pulse generator for D-ff. Figure 9 shows protection signal flow, and Table II  shows truth table of Figure 10 shows the main and the proposed control circuit configuration using a multi-phase method. The circuit is composed of five-phase.
G. The proposed circuit with Multi-phase method
There are some benefits to use multi-phase converter. For example, multi-phase converter is able to supply stable output current for increasing of load current because of reducing of current per phase than single phase and reduction of ripple current. By some factors mentioned above, transient response is improved. Therefore, it has become an effective method in recently. However, there are some disadvantages that increasing of cost and circuit scale, difficulty of control by increasing of the switching element than single-phase. Therefore, appropriate design is needed to compensate above disadvantages. In proposed control system, multi phase converter is designed easily. Figure. I I shows how to adopt the multi-phase method to the proposed circuit. The signal flow of multi-phase system block is shown in Fig.I2 . These figures show how to recognize system block of second-phase.
Timing of the falling edge of PWM2 signal is determined by that of PWM signal which is first-phase. First, the timing of the rising edge of the PWM2 signal is determined by the block of Start in 
III. EXPERIMENTAL RESULTS
A. Sp ecifications
The proposed control system with prototype circuit is shown in Fig. 13 . The digital controller part is designed with FPGA Altera Cyclone IV. Texas Instruments DAC900 is used as DAC. Linear Technology LTl7I9 is used as analog comparator. FDMF670SV is used as MOSFEET and driver. The DC-DC converter topology is basically same as buck converter in Fig.4(a) . The buck converter with proposed controller was verified with the experimental conditions are shown in Table III . The experimental conditions with multi-phase are shown in Table IV .
B. Experimental set-up
Some experiments are performed to verify the proposed controller. Figure. 14 shows experimental set-up of load current change dynamic response. We measured output voltage Eo , Vcomp,PWM signal and output current io with analog probe , Vcomp and u(k) in Fig.S with digital probe. Current change slew rate is SOA/fls. Figure 15 shows static characteristic at KP=10. It shows when load current with single-phase is O.3�O.9, output voltage is 3% of target voltage. Fig. 19 Load change with multi-phase 4.5A to 1.5A (Kl'=lO)
1) Static characteristics
2) Load current change transient response
IV. CONCLUSIONS
In this paper, the hardware logic type digital controller for on-board SMPS, which has a very small time-delay in control loop, is confirmed with some experiments including frequency characteristic. In single-phase, settling time of proposed prototype circuit is 10.4 fls, and undershoot is 160 m V. This result with the specifications of table III is superior in DPWM-POLs. And the reflection time from sensed Vcomp to u(k) change is 11.0ns even in the worst case. The total reflection time of control system except driver circuit is in SOn sec. Therefore, it is confirmed that the proposed circuit is able to respond sub-microsecond. In addition, multi-phase proposed circuit achieved reduction of the output ripple. Settling time is 15.61ls and undershoot is 190mV. From these results, it is confirmed that the proposed circuit can increase output current stably by using multi-phase. As the future work, to further enhance the PID control added to the integral control and to devise new control system, such as can be achieved faster.
